

test software which emulates the nominal behavior of the integrated circuit,
[characterized in that the test software comprises] the arrangement comprising:

two identical software models [(11, 16)] of the combinational logic system
[(1)] to be tested, in which a test sample is applied for test purposes to a first
[(11)] of these software models and whose output signals are coupled to a second
[(16)] of these software models; [, in that the integrated circuit comprises a]

wherein the test circuit [(2, 3, 4, 5) which], in a test mode, applies a first
test sample in a first test clock cycle to the input of the combinational logic
system [(1)] of the integrated circuit and [takes over] receives the output signal in
a buffer memory [(2, 3, 4, 5)] and which feeds back this output signal as a second
test sample in a second test clock cycle to the input of the combinational logic
system [(1)] and again [takes over] receives the output signal of the combinational
logic system [(1)] in the buffer memory [(2, 3, 4, 5), and in that]

wherein, at the end of the second test clock cycle, the arrangement
compares the results of the combinational logic system (1) of the integrated circuit
in the buffer memory [(2, 3, 4, 5)] with the results of the second software model
[(16)].

2. (Currently amended) An arrangement as claimed in claim 1, characterized in that
the buffer memory is constituted as a shift register [(2, 3, 4, 5)] by means of
which the test samples are read and/or written.
3. (Currently amended) A method of testing an integrated circuit comprising a
combinational logic system [(1)] and a test circuit, in which method the behavior

of the combinational logic system [(1)] is compared with test software which emulates the nominal behavior of the integrated circuit, [characterized in that the test software comprises] the method comprising:

providing two identical software models [(11, 16)] of the combinational logic system [(1)] to be tested, in which a test sample is applied for test purposes to a first [(11)] of these software models and whose output signals are coupled to a second [(16)] of these software models; [, in that the integrated circuit comprises a]

al
wherein the test circuit [(2, 3, 4, 5) which], in a test mode, applies a first test sample in a first test clock cycle to the input of the combinational logic system [(1)] of the integrated circuit and [takes over] receives the output signal in a buffer memory [(2, 3, 4, 5)] and which feeds back this output signal as a second test sample in a second test clock cycle to the input of the combinational logic system [(1)] and again [takes over] receives the output signal of the combinational logic system [(1)] in the buffer memory [(2, 3, 4, 5), and in that]

wherein, at the end of the second test clock cycle, the arrangement compares the results of the combinational logic system (1) of the integrated circuit in the buffer memory [(2, 3, 4, 5)] with the results of the second software model [(16)].

IN THE SPECIFICATION

On page 5, please replace the last paragraph with the following: